高速計數電路 的英文怎麼說
中文拼音 [gāosùjìshǔdiànlù]
高速計數電路
英文
high-speed counting circuit- 高 : Ⅰ形容詞1 (從下向上距離大; 離地面遠) tall; high 2 (在一般標準或平均程度之上; 等級在上的) above...
- 速 : Ⅰ形容詞(迅速; 快) fast; rapid; quick; speedy Ⅱ名詞1 (速度) speed; velocity 2 (姓氏) a surna...
- 計 : Ⅰ動詞1 (計算) count; compute; calculate; number 2 (設想; 打算) plan; plot Ⅱ名詞1 (測量或計算...
- 數 : 數副詞(屢次) frequently; repeatedly
- 電 : Ⅰ名詞1 (有電荷存在和電荷變化的現象) electricity 2 (電報) telegram; cable Ⅱ動詞1 (觸電) give...
- 路 : 1 (道路) road; way; path 2 (路程) journey; distance 3 (途徑; 門路) way; means 4 (條理) se...
- 高速 : (高速度) high speed; high velocity (hv); high rate; swift; fast; express; high-speed
- 計數 : count; tally; counting計數卡 numbered card
- 電路 : [訊] circuit (ckt); electric circuit; electrocircuit電路板 circuit board; 電路保持 guard of a c...
-
Those include power supply circuit design ; ground plane design and sample clock design. combining some radar development, its high - speed a / d circuit is tested, and has given out some test results
最後結合某雷達研製,對其高速模數轉換電路設計進行了實際測試評估,並給出了部分測試結果。Such as harmonic distorted in front analog circuit, sample clock shaking, analog power and the noise in ground plane etc. some suggestion of circuit design is given to improve high - speed a / d circuit performance
在高速模數轉換電路的應用設計中地電源供電設計、模數地平面設計、采樣時鐘設計等方面提出一些具有指導性的意見。After elaborating the principle of an 802. lib key modulation scheme - complementary code keying ( cck ), this paper proposes and realizes a hardware circuit solution of 802. 11b pcmcia wlan interface card, which can reliably offer a maximal 11mbps data rate and freely switch within 14 working channels in 2. 4ghz frequency band
接著在詳細闡述了802 . 11b協議核心調制技術?互補碼鍵控( cck )的原理的基礎上,本文提出並實現了一種峰值傳輸速率為11mbps的802 . 11bpcmcia高速無線網卡的硬體電路設計方案,在2 . 4ghz頻段該網卡可在14個工作通道上自動切換,實現高速突發數據的可靠傳輸。Dr anita leung fung yee, maria, ceo of the group, said : " we are set to provide funding of up to hk 100 million for the production of three mega tv drama series : my home is in beijing, the passenger liner sunrise and angel of the road, each being around 40 episodes. such investments are expected to be disbursed between the fourth quarter of 2006 and the first quarter of 2007, with a view to enhancing both the quality and volume of the group s tv drama productions in mainland china.
勤緣行政總裁梁鳳儀博士表示,針對國內電視劇市場高速發展,集團不斷銳意提高其策劃及製作劇集之品質及數量,並計劃於二零零六年第四季至零七年首季為三部每套約40集之巨型電視劇,分別為家在北京抱擁朝陽號及馬路上的天使提供策劃等服務,製作費合共約一億港元。With the fleet development of mobile communication industry, the security and secrecy of information has been becoming more and more vital. nowadays, the security of communication is of great importance to confirm the safety of business information. on the situation that the mobile phone has been diffusely applied, the hidden safety troubles of mobile phone should not be ignored ( such as wire tapping, imitated handset station, blue teeth connection, in exchange with electromagnetic wave, the back door of handset, lost & stolen & lost control of mobile phone, safety of non - tone increment operation of mobile phone and cell phone virus )
據統計,目前我國gsm網路[ 1 ] [ 13 ]已覆蓋全國絕大部分地區,用戶數已超過2 . 6億,並且還在高速增長;隨著手機應用的普及,手機存在的安全隱患及面臨的威脅日益突出(如主動竊聽、假冒機站、藍牙連接、電磁波交換、手機后門、手機被盜、丟失或短時失控、手機非話增值業務安全以及手機病毒等) ,手機安全問題已成為當前急需解決的重要問題。On one hand, the focal point that the interface circuit is designed lies in lining up the arrangement of the aerial data, have adopted one pair of ports ram to cooperate with the counter and realize the lining up of the data, on the other hand, interface focal point that circuit design transmission of data, part this finish mainly and interface of linkport of dsp, make data transmisst to dsp processor at a high speed, go on follow - up punish
一方面,介面電路設計的重點在於對天線數據的整理排隊,採用了雙埠ram配合計數器實現數據的排隊,另一方面,介面電路設計的重點是數據的傳輸,這部分主要完成和dsp的linkport的介面,使數據高速傳給dsp處理器,進行后續處理。這個項目按照自上而下的設計流程,從系統劃分、編寫代碼、 rtl模擬、綜合、布局布線,到fpga實現。Last year the number of french people online passed the halfway mark of the total population of 61 million, with 85 percent of internet users in may using high - speed broadband at home, according to m diam trie
根據法國國際電視數據中心的統計,去年在法國能夠上網的人數就超過全體人口( 610萬人)的5成,在5月, 85的網路用戶在家裡都是使用高速的寬頻連線。Through analysising the characteristics of the power system with floating neutral point deeply, the paper puts forward a new plan of single - phase to ground fault line selection on the base of s ' s signal injecton method and gives the hardware and software design. in this design, the high speed sampling and data processing is carried out through using dsp processor ; the large electrice current is drived through the application of a high - performance audio power amplifier and transformer ; the communication between host computer and detectors is realized through rs485 bus technology ; the difference multilevel frequency - selected amplifier is designed and the feeble signal of space is sampled on the base of the theory of magnetic induction ; the interface between dsp and exterior chip and rs485 interface logical is designed through using fpga ; the using of lcd module and keyboard interfacing chip makes the interface between human and machine ; the programme of host computer and detectors is designed through using blocking design method
在本設計中,採用高速的dsp處理器,實現了對故障特徵信息的高速採集與處理;採用大功率的功放晶元與變壓器配合的方法,實現了大電流信號的驅動輸出;採用485總線技術,組建了裝置主機與多探測器之間的主從式通訊網路,實現了多干擾條件下裝置主機與多探測器的可靠通訊;設計了差分式多級選頻放大電路,採用磁感應的方法實現了對空間微弱信號的接收;利用fpga技術,實現了控制器與多外設的介面及數字信號的串並轉換;採用了先進的lcd液晶顯示模塊及鍵盤介面晶元,設計了人機信息交互的介面;採用了模塊化的軟體設計方法,開發了裝置主機及探測器的軟體程序。Utilizing the internal high - rate counter in fx2n series plc and simple external circuit, the author real - timely measures the hydro generator frequency with high accuracy and reliability, which meets the engineering application requirements
作者利用fx2n系列plc內部的高速計數器和簡單的外圍電路,實現了對機組頻率的測量,滿足了工程實踐中對測頻可靠性、實時性和精度的要求。There is difference frequency measurement requirement for every part of pid regulating, difference between dynamic quality and static quality in response time and accuracy. according to these, it use the interrupt functions and high - speed counter of the simens s7 - 200 plc cpu226 basic unit and some peripheral circuit to measure frequency ; in software designed, the procedure frame of hydraulic - turbine governor and disperse process of parallel pid are analyzed, an improved pid algorithm is adopted to realize a pid regulation mode with variable structure and parameters ; the mechanical liquid - pressure system of the hydraulic - turbine governor is with electric - hydraulic converter unit of step motor. according to the drive character of five phase of response step motor, a variable frequency regulated voltage driver unit is designed in order to realize interface between plc and driver of step motor
本文利用s7 - 200plc自身的特點設計了頻率測量單元,根據pid調節各個環節的特點,以及調速器動態特性、靜態特性對頻率測量的實時性和精度要求的不同,利用s7 - 200plc基本單元中內置的高速計數器以及相應的外圍放大整形、分頻電路,實現了水輪發電機組頻率的測量;在軟體上,對微機調速器的整個程序框架、並聯pid的離散化過程進行了分析,選用改進的pid演算法實現了變參數、變結構的pid調節模式;調速器的機械液壓隨動系統具有步進電機電液轉換元件,採用五相反應式步進電機,根據其驅動特性設計了變頻調壓驅動器,實現plc與步進電機驅動器之間數字介面。Thirdly, the range switch circuit and filter circuit are designed in the analog input channel. to realize the safe high speed acquisition, the interface circuits are separated from the function circuits, and the isolation power with high performance and digital isolator is used to restrain the common mode disturb and noise of the input
3 .模擬輸入通道設計有量程切換電路和濾波電路,並且採用了屏蔽、浮置技術和磁耦隔離技術,使用了高性能的隔離電源和磁電耦合器,有效地抑制了輸入信號的共模干擾和噪聲,實現了安全、高速的數據採集。In such situation, controlling of the transf - orming process and synchronizing of sampled data only could be achie - ved via hardware, and data must be stored ( by using high - speed stora - ge chip ) and digital signal must be processed ( by using high - speed d - sp ) in real time simultaneously
在這種情況下,通常只能用硬體實現轉換過程的控制和采樣數據的同步,仔細設計時序電路,同時必須採用高速存儲晶元對數據進行存儲和高速的數字信號處理器( dsp )完成數字信號的實時處理。Secondly, basing on single channel if sr receiver mathematic model, this thesis has designed if sr receiver subsystem and brought forward its design project and system circuit principle diagram, and explained the system working principle. furthermore, this thesis introduces the working principles and respective applications of wideband high - speed adc ad6640, ddc ad6620 and high - speed dsp tms320c6713 according with the if sr receiver subsystem high - speed analog digital conversion department, digital down conversion department and high speed digital signal processing department. thirdly, the thesis emphatically demonstrates the software realization department of the if sr receiver subsystem, which including ad6620 ' s inner parameter software setup, tms320c6713 data transmission and processing and the quadrant demodulation algorithm program realization
其次,基於單通道中頻軟體無線電接收機數學模型,本文設計了中頻( if , intermediatefrequency )軟體無線電接收機子系統,給出了中頻軟體無線電接收機子系統的設計方案和系統電路原理圖,說明了系統工作原理,並分別對應系統中的高速模數轉換部分、數字下變頻部分、基帶數字碩士學位論文軟體無線電理論研究及中頻軟體無線電接收機子系統設計信號處理部分,介紹了高速adcad664o ,數字下變頻器( ddc , digitaldownconverter ) ad6620 ,高速數字信號處理器( dsp , digitalsignalproeessor ) tms320c6713的工作原理,以及它們在中頻軟體無線電接收機子系統中的應用。Electromagnetic modeling and parameter extraction play an important role in 1c design and it is a foundation of the works later
因此,對互連和封裝結構進行電磁建模和參數提取,對于高速集成電路設計具有重要的意義,它是一系列后續工作的基礎。Advanced fpga technology is introduced to improve the integration of digital circuits, and all digital circuits in the original module are integrated in the fpga chips, which could not only reduce the cost, but also improve the reliability and measurement precision of the circuits. high speed digital signal processor ( dsp ) is selected as the coprocessor instead of scm ; it can receive all kinds of commands sent from vxi, analyze and execute the commands, harmonize each section of the module and process the data. higher - conversion - speed comparator chip is adopted to convert the input signals being measured into square waveform signals which could be identified by fpga chip ; it can expand the measurement range of frequency dramatically
本文在原有vxi總線四通道計數器模塊的設計基礎上,通過對原模塊缺陷的分析,採用一些新的技術和新的電子器件來重新設計該計數器模塊:採用最新的fpga技術來提高數字電路的集成度,將原模塊中的所有數字電路全部集成在fpga晶元中,這樣不僅能節約成本,還能提高電路的可靠性和測量精度;採用高速的數字信號處理器( dsp )取代原有的單片機作為協處理器,來接收vxi發來的各種命令,分析命令、執行命令、協調模塊各部分的工作以及對數據的處理;採用轉換速率更高的比較器晶元將輸入的被測信號轉換為fpga晶元能夠識別的方波信號,能極大提高測量頻率的范圍;採用d / a轉換晶元和隔離運算放大器得到隔離通道所需的比較電平,該比較電平值能夠根據實際需求進行設置,能增強模塊的使用靈活性。( 3 ) an ert experiment system is developed base on the new resistance measuring circuit. this system is entirely designed as a field - bus instrument. instructions are sent from the pc to execute some work such as parameter configuration, fault - checking and data - acquiring
( 2 )基於該新型高速微弱電阻變化測量電路研製了一套完整的電阻層析成像系統,該儀表完全基於工業現場儀表模式設計,上位機通過rs232 rs422總線向下位機發送指令完成故障檢測、參數配置、數據採集等各種功能。A new - type buck - boost topology that uses a two - unit ipm as main switching devices to perform charger and depolarizer ; the software / hardware implementation of a dsp ( tms320f240 ) based system controller that performs high - speed data - acquisition, event management, control algorithm and output control
-實現基於數字信號處理器tms320f240的充電裝置控制電路的軟硬體設計,實現高速的數據採集、事件管理、復雜的控制演算法和輸出控制,從而實現真正高效、快速、無損的充電過程。The recursive criterion of transient current protection based on mallat wavelet transform is presented in order to meet the real - time demands. the reserch shows deficiency existed in the prevenient principle of transient current protection, so a new improved scheme of transient current protection is proposed. the characteristics of transient protection at different bus distribution capacitance is also analysed in this thesis. the study shows that operate of transient protection is correct when the bus distribution capacitance change. other conclusion include : the trip of transient protection must be locked when the power circuit breaker of transimission line operated, because the trip is incorrect at this time ; the features of transient current and it ' s energy is different between the fault and thunder over - voltage in transimission line, and them can be identified ; the ratio of high frequency component of current in serise capaciters compensation line, svc and hvdc system is far little than fault transient current, so all of them do not affect the working of trasient current protection
應用功率譜估計方法討論了故障高頻暫態噪聲信號在頻率軸上的分佈情況,利用功率譜分析結果實現的非參數化系統辨識方法研究了母線分佈電容對電流高頻暫態信號的衰減特性。論文的後半部分(第五,六,七章)著重分析了現有基於故障電流的暫態保護原理和判據存在的問題,提出了新的實現方案,並討論了暫態電流保護的運行性能。利用多分辨分析和小波分解快速演算法構成的遞推暫態保護判據,可以準確區分故障線路和非故障線路,實現超高速暫態電流保護,計算更為簡單方便,計算速度更快。This design for high - speed data acquisition card with optical - electrical isolation on pci bus considers from these two respects : first, can solve the speed bottleneck problem in data transmission by fully utilizing high - speed transmission rate of pci bus ; second, can raise the electric isolation characteristics of the whole system by adding optical - electrical isolation circuit on the circuit board, and then raise the precision of measurement of the whole system
本次設計的帶光電隔離的高速pci數據採集卡就是從這兩方面考慮的:一是可以充分利用pci總線高速傳輸,解決了數據傳輸中的速度瓶頸問題;二是電路板上帶光電隔離可以提高整個系統的電氣隔離特性,進而提高整個系統的測量精度。It includes the design of trigger circuit, high speed clock circuit, a / d digital and data acquisition circuit, time inter - plug circuit and pci interface circuit 。 3. the function debug of hardware and the result analysis
主要包括觸發電路的設計、高速時鐘電路設計、 a / d數字化與數據採集電路設計、時間內插電路設計和pci總線介面設計。 3 .硬體功能調試及其結果分析。分享友人