scrambler circuit 中文意思是什麼
scrambler circuit
解釋
保密倒頻電路-
Based on the realization of the encoder / decoders, this scheme aims at the highest rate downstream frame, and has realized the parallel fec circuit and scrambler complying with the protocols and maken a simulation. the fprme decoder is advanced in the world. the parallel fec circuit completely conforms to the itu - t protocols, and has important practical value
在rs ( 255 , 239 )硬體編碼器/解碼器實現的基礎上,本文按照gpon協議要求,針對gpon中最高速率2 . 488gbps的下行幀,通過設計復雜的操作時序,實現了符合協議規定的32位并行fec編解碼和解擾碼電路,並作了模擬。
分享友人