time-cycle signal 中文意思是什麼
time-cycle signal
解釋
周期信號-
Arranged signal activating lock circuit and time - base control circuit in the sound wave receiving circuit to take the initial signal of back wave as the valid one in the cycle, thus to improve the ratio of signal vs. noise and detective precision
在超聲波接收電路中設有信號觸發鎖定電路和時基控制電路。實現以各探頭中最早收到的回波信號為本檢測單元的有效信號，有效提高信噪比和檢測精度； 4 -
Then in allusion to biased momentum wheel system, based on classical control system a pid controller was design about pitching channel. according to specialty of roll - yawing channel, this paper discuss long - time cycle movement and short - time cycle movement. when design the control method of long - time cycle movement, whiff thruster is used to assistant the control system. when design the control method of short - time cycle movemen, in order to sovle the problem of coundn ’ t abtain the angular velocity signal, nonminimum phase controller advanced by terasaki is used
然後針對偏置動量飛輪系統，基於經典控制理論設計俯仰通道的pid控制律，根據滾動?偏航通道耦合的特點，分別討論了由軌道角頻率和章動頻率引起的長周期運動和短周期運動。其中長周期運動控制律設計時，結合了噴氣推力控制來輔助偏置動量控制;短周期運動控制中，為了解決不能獲得角速度信號的問題，採用terasaki提出的非最小相位控制器進行控制。 -
4. we use the fuzzy neural networks ( fnn ) theory to solve the real time region traffic distributed control problem. at each intersection, we set an intelligent controller which dynamicly manages phase sequences, phase switch, signal cycle and split
每個交叉口設置一個模糊控制器，該控制器根據它自己和相鄰交叉口的交通流信息對相序、相位切浙江大學博士學位論文換、信號周期和綠信比進行動態管理。 -
In satellite navigation and positioning system, time is important information for fast and direct acquisition of long cycle code, one of its important aspects is the uncertainty compression of signal ' s propagation delay to reduce time search range
摘要衛星導航定位系統中，輔助長碼快捕的一個最重要的信息是時間信息，衛星信號傳播時延估計是提供先驗時間信息，減少時域搜索范圍的一個重要方面。 -
In this module, we focus on an improved 2 - d median - filter and a real time edge detect algorithm which has very regular computational structure. in chapter 4, we use fpga to capture the image data from infrared sensor and create the synchronization signal and output the video to monitor. chapter 5 describes the design of communication interface between dsp, fpga and missile control system, and focus on a new verilog description style called cycle accurate, and finally we design an i2c bus using this description style
本論文按照處理機的工作流程，首先討論fpga與視頻探測器之間的數據通訊模塊的設計，接著介紹了圖像預處理模塊，在預處理模塊中，重點介紹了一種改進的二維中值濾波方法和一種特別適于硬體實現的邊緣檢測演算法;在第四章，討論了用fpga實現圖像獲取和模擬視頻輸出;第五章，討論了fpga與dsp之間以及fpga與彈上機之間的通訊模塊的設計，接著重點研究了一種新的verilog語言的描述風格，並用此寫法在上fpga實現對外圍設備的初始化模塊;最後，對本文所做的工作進行了總結。
分享友人