緩沖控制塊 的英文怎麼說
中文拼音 [huǎnchōngkòngzhìkuāi]
緩沖控制塊
英文
buffer control block- 緩 : Ⅰ形容詞1 (遲; 慢) slow; unhurried 2 (緩和; 不緊張) not tense; relaxed Ⅱ動詞1 (延緩; 推遲) d...
- 控 : 動詞1 (告發;控告) accuse; charge 2 (控制) control; dominate 3 (使容器口兒朝下 讓裏面的液體慢...
- 制 : Ⅰ動詞1 (製造) make; manufacture 2 (擬訂; 規定) draw up; establish 3 (用強力約束; 限定; 管束...
- 塊 : 名詞(古時佩帶的玉器) penannular jade ring (worn as an ornament in ancient china)
- 控制 : control; dominate; regulate; govern; manage; check; cybernate; manipulate; encraty; rule; rein; c...
-
The production is composed of debugging box, magnetic induction 485 communication controller, ? high strength magnet and buffer rubbers
二產品組成:控制儀由調試盒磁感應485通訊控制儀高強度磁鐵和緩沖橡膠塊組成。The subject has mainly finished designing and debugging software and hardware of a / d decode module, fpga video processing module, video data frame deposit module, base clock produce module, d / a encode module, i2c bus control module, etc. a / d decode module gathers analog tv signals and realize video decode ; fpga video processing module deals with the data after decoding and produces systematic logic control signal ; video data frame deposit module offers the buffering area to a large n umber of high - speed video data ; base clock produce module through input basic video signal offers system accurate relevant synchronous signal ; under control of video processing module d / a decode module convert digital video data into compound tv signal which can be shown in tv directly ; i2c bus control module is used to initialize the chip of system by simulating i * c bus timing
本課題主要完成了a d解碼模塊、 fpga視頻處理模塊、視頻數據幀存模塊、基準時鐘產生模塊、 d a編碼模塊、 i ~ 2c總線控制模塊等部分軟、硬體設計及調試。其中a d解碼模塊採集模擬電視信號實現視頻解碼; fpga視頻處理模塊對解碼后的數據進行去噪處理的同時還負責系統的邏輯控制;視頻數據幀存模塊為大量高速的視頻數據提供緩沖區;基準時鐘產生模塊通過輸入基準視頻信號為系統提供精確的相關同步信號; d a編碼模塊在視頻處理模塊的控制下把數字視頻數據轉換成復合電視信號供顯示用: i ~ 2c總線控制模塊模擬i ~ 2c總線時序實現對系統中編、解碼晶元的初始化。It eliminates the need for agent blocks to have specific knowledge of ram array behind it. it takes care of protocols and latencies in an effort to simplify memory access by the agent blocks. agent blocks " see " a single linear frame buffer, all paging and bank swapping is handled by the and is transparent to the agent blocks
在嵌入式系統晶元中高速存儲器介面控制電路是系統必不可少的重要組成部分,由於有了存儲器介面的存在,使得系統內部客戶模塊不必專門了解存儲器本身的復雜特性,而只需關心傳輸協議和一些定義的遲滯參數,在客戶看來存儲器僅僅是一個線性的幀緩沖器,所有的換頁、區段切換都交由介面電路來處理,從而大大簡化了客戶對存儲器操作的復雜度。This card largely depends on three integrate chips to fulfill its function : 1 ) nic control main chip, corresponding the mac sublayer of ethernet, to realize csma / cd media access protocol, manage the sending and receiving buffers integrated on the chip and provide motherboard pci interface. 2 ) serdes ( serializing and deserializing ) chip, corresponding pcs and pma sublayers in ethernet, mainly to complete 8b / 10b coding and convert 10 bits parallel data to serial data, and convert them again at the receiving end. 3 ) fibre transceiver unit, completing light - electrical conversion of seri
該網卡主要由3塊集成的晶元完成其功能,分別是i )網路控制主晶元,對應于以太網的mac子層,主要完成csmaicd介質訪問協議,管理片上集成的發送和接收緩沖區,並提供和主板p0總線的介面: b ) s rd s (串列解串列化器)晶元,對應于以太同的pcs和pma子層,主要完成sb lob編碼並將10位并行的數據轉換為串列數據,在接收端完成相反的功能:涌)光纖收發器,完成串列數據的光電轉換功能。Concretely, on the basis of describing the communication specification of arinc 429 with enhanced parallel port ( epp ), the standard and the module application of dsp and cpld, the thesis has proposed the design of the arinc 429 technology based on dsp system. at first, the function and the application of each module of the system and the operation principle of high - performance cmos bus interface circuit hs - 3282 chip which forms the main body of the data diversion of the interface module are introduced. secondly, the hardware structure of the interface module is described in detail, mainly including data latch and buffer circuit, choice circuit of transmission rate, etc. and then the design philosophy and flow charts of the software are fully discussed, such as the basic requirement of software, the design and realization of the function
本文在簡單的論述了pc並口協議( epp )與dsp之間的通信方法、 cpld模塊邏輯控制應用和arinc429的通訊規范的基礎上,給出了基於dsp的arinc429通訊介面的設計方案:對通訊板中各模塊的功能和應用以及構成數據轉換主體的總線介面晶元hs - 3282的工作原理做了說明;介紹了本設計所用的dsp和cpld的功能概況;詳細敘述了通訊板介面模塊的硬體結構設計,其中,對數據緩沖電路、數據傳輸速率選擇電路、邏輯控制電路等各關鍵點做了重點介紹;具體闡述了軟體設計思想及流程圖,包括軟體的基本要求和功能的設計與實現;接著從埠譯碼單元、 i / o通道、電平轉換電路等方面進行了介面模塊的軟、硬體調試;最後,給出了測試結果,對研製工作做了總結,對本設計的優缺點各做了評述。Quite a lot of new ideas for designing both logic structure and scheduling structure of the open architecture cnc system have been implemented, including the principles of module - classification, large buffer mechanism for data transfer between modules, principles of time - allocation scheduling, and etc. based on the software structure, the author implemented a few function - modules, such as master - control, interface, decode, interpolation, position - control
本文在系統的邏輯架構設計和時序架構設計方面做了不少創新性的工作:提出了開放式數控系統的模塊劃分原則,設計並實現了模塊間的大緩沖機制;提出了開放式數控系統的時序設計原則,提出了rtlinux環境中的數控系統時序實現機制並給出了具體方案。In the dissertation , we discribe the implementation of large capability video data acquisition system based on pci bus of computer 。 the system is composed of data acquisiton card and corresponding software 。 the data acquisiton card include two acquisition channels , 8 - bit digitization at rates up to 13. 5mhz 。 frist , the architecture of the video data acqusition system is studied 。 then , the function and implementation methode of each module are introduced in detail 。 the control module of the video data acqusition card is implemented by using of the isp technology of cpld and vhdl programming technology 。 the a / d converter used assembler to implement the initialazation programe 。 and the double buffer technology is used for large capability data acqusition. because a contiously large memory is difficult to apply in windows operating system 。 finally we use broland c + + to introduced the devleoping procedure of drivers 。
在實際的研製過程中,利用cpld的在系統可編程( isp )技術和基於vhdl語言的可編程邏輯器件設計技術實現了視頻數據採集卡的控制模塊。在視頻的a / d轉換模塊,用匯編程序模擬i2c總線對初始化a / d轉換晶元。針對大容量數據採集,採用了雙緩沖技術解決wndows操作系統下難以申請到大容童連續內存的間題。The production is composed of dtzziii - ah type elevator weight - load indicating controller box, four pressure sensors and buffer rubbers
產品由dtzz - ah型電梯重量載荷指示控制儀四隻壓力傳感器和緩沖橡膠塊組成。In the description of circuit design, the emphasis is paid the following hardware modules : ad / da inverter, dsp module, external program / data memory, cpld control logic, serial communication module, power module, and so on. problems and the corresponding solutions found in the design and debug stage are discussed, too. finally, the low - level software driver design is presented in detail, including system booting, initialization of dsp registers, cpld logic and timing control, drivers for asynchronous communication fifo, and drivers for ad converter
在電路模塊分析中,重點介紹了語音的輸入放大和輸出緩沖部分、 ad da轉換、 dsp語音壓縮解壓、外部程序數據存儲器、 cpld邏輯控制、串列收發組件、電源供電以及dsp的jtag介面等等,並且給出了在硬體電路設計和調試過程中的問題與解決辦法。It contains control block information for tables, indexes, table spaces, and buffer pools
它包含表、索引、表空間和緩沖池的控制塊信息。分享友人