fifo memory 中文意思是什麼

fifo memory 解釋
先進先出存儲器
  • fifo : FIFO = first in first out 先進先出。
  • memory : n. 1. 記憶;記憶力;【自動化】存儲器;信息存儲方式;存儲量。2. 回憶。3. 紀念。4. 死後的名聲,遺芳。5. 追想得起的年限[范圍]。
  1. Virtual memory, fifo

    先進先出虛記憶器
  2. The fpga of xilinx inc. works as a important part, with which many functional modules, including a controller of lcd display, a fifo ( first in first out ) memory, a controller of sampling clock, and so on, were implemented

    Xilinx公司的fpga (現場可編程門陣列)作為系統的外圍控制器,實現系統的其他很多功能模塊,包括lcd (液晶顯示)控制器、測頻和測周模塊、 fifo (先進現出存儲器) 、采樣時鐘控制器,等等。
  3. Then the author has also accomplished the high speed data acquisition of ignition voltage and ignition current by adopting the high speed analog to digital conversion device and the first in and first out memory device ( fifo )

    採用高速a / d轉換器和先進先出存儲器( fifo ) ,有效地實現了高速數據採集,實現了對點火電壓、點火電流的採集。
  4. The ep2s15 of altera company, work as the system ’ s peripheral controller include fifo ( first in first out ) memory and sampling clock controller

    Altera公司的ep2s15作為系統的外圍控制器,實現對系統的fifo (先進先出存儲器)與采樣時鐘的控制。
  5. Software design includes many aspects, such as design of interface, interrupt and clock control, monitoring, etc. sampling and accessing quickly data of chromatogram peak is an important tache to ensure analytic and real time performance of chromatograph, fifo make high - speed input and output of a / d sampling data possible, and expended memory, instead of disk, save a great deal of peak data and process parameter

    硬體系統由cpu 、 a / d 、 d / a 、顯示驅動、實時鐘五個模塊組成,軟體設計包括譜峰數據的高速採集和存取、人機界面的設計、中斷和實時鐘控制、監測控制等方面的工作。譜峰數據的高速採集和快速存取是保證工業色譜儀分析性能和實時性的重要環節,採用了fifo存儲器技術實現a / d采樣數據的高速輸入輸出,使用擴展內存代替硬盤存貯過程參數和海量的譜峰數據。
  6. In the description of circuit design, the emphasis is paid the following hardware modules : ad / da inverter, dsp module, external program / data memory, cpld control logic, serial communication module, power module, and so on. problems and the corresponding solutions found in the design and debug stage are discussed, too. finally, the low - level software driver design is presented in detail, including system booting, initialization of dsp registers, cpld logic and timing control, drivers for asynchronous communication fifo, and drivers for ad converter

    在電路模塊分析中,重點介紹了語音的輸入放大和輸出緩沖部分、 ad da轉換、 dsp語音壓縮解壓、外部程序數據存儲器、 cpld邏輯控制、串列收發組件、電源供電以及dsp的jtag介面等等,並且給出了在硬體電路設計和調試過程中的問題與解決辦法。
  7. Pipelining and parallel technology, accompanying with fast fifo as cache memory, instead of direct program operation, are adopted in the scheme and increase the transmitting speed dramatically ; fpga ( field programmable gate array ) is applied to realize the complex control logic of the system and makes it integrative, flexible and fast ; 386ex based embedded system, along with vxworks real - time operating system is introduced to substitute the microcontroller based system to simplify the hardware design and enhance the overall performance of ssr, and will make the system more easier to be applied to the projects in the future

    該設計方案採用了流水線和并行技術,配以快速fifo緩存的方式取代了直接對flash進行編程的方式,極大地提高了閃存晶元存儲數據的速率;採用fpga技術實現系統的主要控制邏輯,集成度高、靈活性好、速度快;採用基於386ex的嵌入式系統及基於vxworks的嵌入式實時操作系統,取代單片機系統及其編程,提高了系統的整體性能,減輕了硬體設計的負擔,且使系統研發的延續性好。
  8. In this solution, the embedded soft cpu ip core is used as the kernel digital module with its periphery controllers based on residual les. in addition, analog channel circuit is added to form an integrated dso system. this dissertation focuses on framework construction, gui design, memory management, message fifo management, other hardware drivers and describes design and implementation of software simulation system written in advanced languages

    在這種方案中,使用了在fpga中嵌入cpu軟核作為控制核心,並用fpga晶元中剩餘的其他可編程邏輯資源構成該嵌入式系統的外圍器件,形成數字示波表的數字核心模塊,並配以模擬通道部分電路,組成了一個完整的數字示波表。
分享友人