數字時延器 的英文怎麼說

中文拼音 [shǔzìshíyánqì]
數字時延器 英文
digital time delayer
  • 數 : 數副詞（屢次） frequently; repeatedly
  • 字 : Ⅰ名詞1 （文字） character; word 2 （字音） pronunciation 3 （字體） form of a written or printed ...
  • 時 : shí］Ⅰ名1 （比較長的一段時間）time; times; days:當時at that time; in those days; 古時 ancient tim...
  • 器 : 名詞1. （器具） implement; utensil; ware 2. （器官） organ 3. （度量; 才能） capacity; talent 4. （姓氏） a surname
  • 數字 : 1. （表示數目的文字; 表示數目的符號） figure; digit; numeral; character; numeric character 2. （數量） quantity; amount
  1. In the digital inverter, we adopt the technology of digital dynamic waveform correction, which can compensate the delay between control signal and output waveform, and ensure the accuracy of control. at the same time, the technology of digital dc component adjustment was introduced, by which we can exactly compensate the control signal, and realize adjusting dc component of output on the premise of output performance

    在基於dsp的數字變換器平臺中，採用全數字波形校正技術，完全補償了控制信號延時、功率管開關延時以及死區時間對輸出spwm波形所產生的畸變，充分保障了變換器控制的準確性；採用數字直流分量調節技術，可以精確地對控制信號進行補償，在充分保證輸出性能的前提下，實現了輸出直流分量的調節。
  2. Afterwards, the paper investigates some key technologies including time delay, system security and data communication in system implementing and suggests that time delay problem could be solved through reducing the amount of data flow in the internet by using activex to encapsulate the client program by realizing communication between browser and client controlling program.

    然後，論文對系統實施過程中的時延性、安全性和數據通信等關鍵性技術進行了研究，提出了採用activex技術來封裝客戶端程序，在瀏覽器中實現與控制服務程序的通信以減少網路數據量的方法來解決時間延遲的問題；以及採用安全套接字層協議ssl來解決安全性問題等的相應策略。
  3. The dissertation presents the combined theoretical, numerical and experimental studies on the experimental modeling of the actuator, the design of test rig and control system, the modeling of two - dimensional airfoil aeroelastic system, the control design of active flutter suppression, and the effect of group delay in the digital filter on the stability of aeroelastic closed - loop system

    本文通過理論分析、數值模擬與風洞實驗相結合的方法，研究了超聲電機作動器建模、翼段顫振實驗裝置和控制系統設計、二維翼段氣動彈性系統建模、顫振抑制控制律設計以及數字濾波器群時延對顫振抑制閉環系統穩定性影響等問題。
  4. The real - time automatic gain control makes full use of the delay feature of signal channel, and controls the synchronization of adc precisely, and adjusts the signal gain in real - time, and compensates the error in digital domain, at last, this kind of technology expands the dynamic range of system adc

    採用的實時自動增益控制電路利用信號通路的延遲特性，精確控制模數轉換器同步，實時調整信號增益，在數字域補償誤差，擴展系統動態范圍。
  5. The digital correlators of the two structures are designed with the foundation series 3. 1 xlinx design tools software. the classical structure emphasizes on the design of the adder, whose general form and 3 - 2 compressor structure are designed and analyzed. in this system, an express addition method is put forward, and its synthesis performance proves that it is superior to the two structures mentioned above

    文中利用xilinx公司的foundationseries軟體，詳細設計了兩種結構的數字相關器，經典結構的數字相關器以加法器的設計為重點，設計並模擬了一般結構和3 - 2壓縮結構的加法器，針對本系統文中還提出了一種快速計算加法的設計思想，綜合后比前兩種結構在性能上有明顯的提高；修正結構的數字相關器是基於模塊化的思想設計實現的，並以一個碼元的不同延時點為例，詳細分析了相關器的性能。
  6. Computer simulation results show that the beamspace wsf algorithm retains the super performance of its element space counterpart when applied to the beam outputs of some practical acoustic - receiving array. 3. an improved form of classical time domain broadband beamforming is proposed by combining digital delay lines and fir filters

    提出了對經典時域寬帶波束形成器的改進方法，採用數字延遲線和fir數字濾波器結合的方式實現時域波束形成，以消除波束畸變並實時實現結構特殊的空間頻率響應。
  7. When the egg - reached signal is sent to pc, through i / o card, the pc drives the video card to capture one frame picture to ram. after a series of mathematical analysis, the pc send the yolk color ' s or egg size ' s grading signals to outer signal delayed controller by i / o card again. last, the controller sends the delayed signals to outer execute equipment to finish classifying

    蛋已到達光室的控制信號由數字量i o卡輸入到計算機；計算機通過對埠的查詢獲知這一信號后立刻驅動圖像採集卡將當前光室中的一幀圖像採集到主機內存中，進行相應的計算分析后將光室中鴨蛋蛋芯顏色或大小分級信號再經由數字量輸入輸出卡，送至外部信號延時控制器；控制器將此信號延時後送至外部執行機構，完成分級動作。
  8. Simulator presented in this paper provides a direct interface for the test of shortwave communication system, which well represents various features of hf channel such as multi - path delay, rayleigh fading, doppler shift, doppler spread, gaussian noise and impulsive interference, etc. in order to realize the channel simulation for the intermediate frequency signal, we, inspired by the idea of soft - defined radio, bring forward a new design method that the channel simulator consists of several dsp chips

    本文研製的模擬器提供介面直接對短波通信系統進行測試，能夠全面反映短波通道的多徑時延、瑞利衰落、多普勒頻移、多普勒擴展、高斯噪聲和脈沖干擾等特性。為了實現對中頻信號的通道模擬，開發出一個結合軟體無線電思想的由多個數字信號處理晶元構成的短波通道物理模擬器。
  9. The proposed algorithm lows the complexity by choosing decision delay in advance and then making solution of the equalizer tap coefficient, a new decision delay choice method is proposed, solution by using weight method, diagonal matrix transform, z extension and a new energy restrictive condition which restrains noise enhance, a new decision delay choice method is proposed, the simulation result shows that the proposed algorithm has better equalization effect and enhanced performance comparing to the general mmse algorithm, simulation research on the precision and dynamic scope of parameters in digital realization time domain equalization algorithm, design software and hardware of time domain equalizer. fourthly, there exist a lot of interfere in dsl line, especially, dsl works in multi - user mode, the near end interference is serious

    通過先選擇判決時延，再進行時域均衡器抽頭系數求解的方法降低了時域均衡計算復雜度；對于均衡器抽頭系數的求解使用了加權技術，通過對角矩陣變換， z擴展，使用不同的能量約束條件對演算法求解，結果表明這種約束有效的抑制了噪聲增強，與常用刪se比較，該演算法有更佳的均衡效果，演算法性能得到了提高：論文還對數字化實現時域均衡演算法中每一部分參數的精度、變量的動態范圍進行了模擬研究，對時域均衡的軟硬體實現進行了設計。
  10. The hardware system is consisted of ccd camera, video capture card, pcl - 731a digital input / output card, signal delay controller, industry computer and outside executing set

    系統硬體部分由ccd彩色攝像頭、圖像採集卡、 pcl - 731a數字量i o卡、信號延時器、工業用計算機和外部執行機構組成。
  11. Digital time delayer

    數字延時器
分享友人
分享到 Line

分享到臉書