計時電路 的英文怎麼說

中文拼音 [shídiàn]
計時電路 英文
timer circuit
  • : Ⅰ動詞1 (計算) count; compute; calculate; number 2 (設想; 打算) plan; plot Ⅱ名詞1 (測量或計算...
  • : shí]Ⅰ名1 (比較長的一段時間)time; times; days:當時at that time; in those days; 古時 ancient tim...
  • : Ⅰ名詞1 (有電荷存在和電荷變化的現象) electricity 2 (電報) telegram; cable Ⅱ動詞1 (觸電) give...
  • : 1 (道路) road; way; path 2 (路程) journey; distance 3 (途徑; 門路) way; means 4 (條理) se...
  • 計時 : reckon by time; timing; chronography
  • 電路 : [訊] circuit (ckt); electric circuit; electrocircuit電路板 circuit board; 電路保持 guard of a c...
  1. When the galvanometer reads zero the circuit is in the null-balance position.

    當檢流的讀數為零處于零平衡位置。
  2. Oscillographic analysis ; oscillographic chronopotentiometry ; chemometrics ; wavelet transform ; neural network

    示波分析示波位法化學量學小波變換神經網
  3. In the experimental system apd transferred laser pulse to weak electrical current. after two - level amplification we got a voltage pulse that had a enough amplitude to be applied, the timing point was discriminated by the constant - fraction timing discriminator circuit. timing circuits transferred the pulse flight time to digital signal accurately

    實驗系統採用apd作為光傳感器,將激光脈沖信號轉變為微弱流脈沖,經過兩級放大后,信號變為幅度較大的壓脈沖,經過點鑒別分別確定起點和終點后,由計時電路來精確測量兩個間點之間的間間隔。
  4. A type of receiver circuit and timing circuit which can be applied in high - speed laser range - finder is discussed in this paper

    本論文詳細討論了一種可實現高速激光測距的接收計時電路
  5. Recommend a real - time pulse counts circuit with low consumption

    摘要介紹一種低功耗實脈沖
  6. The synchronous rectifying and low power sampling technology is used to reduce the power consumption, flexible external loop compensation, error amplifier output clamp are adopted for better system large signal response. the piecewise slope compensation technology is employed to minimize the consequence of over compensation. the sensor resistor is externally connected, which realize output voltage programmable. the overheat protection and under voltage protection modules are integrated in the die to allow the reliable operation of the system

    採用同步整流技術、低功耗流采樣技術降低功耗,提高轉換效率;採用靈活的外部環補償技術、誤差放大器輸出嵌位技術以實現良好大信號特性;採用分段斜坡補償技術,消除不穩定因素,並最大程度地減小過補償帶來的問題;採用外接輸出采樣阻的方式,實現輸出壓的可編程。
  7. Then i finish the analysis from three aspects, instruction of circuit, stress of surrounding, and tolerance, thus providing basis of design. the following designs are in progress from four aspects, which are circuit design, thermal design, derating using and screening. at last, i make the update generator in batch process, and collect and analyze reliability dates again

    首先進行了與可靠性相關的數據收集與分析,對故障模式進行統;然後從結構、環境應力及容差三個方面進行可靠性分析,從而為關鍵的可靠性設提供了依據;接下來的可靠性設,從、熱設、降額使用、篩選四個方面逐一解決了可靠性分析階段發現的問題;最後,我將改良的發生器批量生產,並從中重新收集了可靠性數據進行算,事實證明改良后高頻無極燈的平均壽命已達到6萬小
  8. In this thesis, the research on short - range high accuracy range finding system, which is inexpensive and compact, is done. to design the laser transmitter and the timing circuit is the main task

    本文旨在針對成本低、體積小的高精度短程激光測距系統開展研究工作,主要任務是設與實現脈沖激光測距系統中激光發射器計時電路
  9. Second, the theory of sub - block circuits which include bandgap voltage reference, over temperature protection, output over voltage protection and input under voltage protection was analyzed and these sub - block circuits were simulated using hspice

    在設模塊,主要分析了以下四個模塊:帶隙基準壓源、過溫保護、過壓保護和欠壓保護
  10. Abstract : the rechargeble batteries are used for backup power internal electrically equipments and instruments. but batteries lifetime usually is shorten by overwork and then malfunctions of equipment are induced. to avoid the complexion described above, the protection circuit against overwork is designed. it is based upon the voltage comparator and regulator. it will light up a red led when the volume of the batteries discharged close upon 50 % ; it will switch off the load automatically when it discharged closing to 80 % of their energy capacity, thus overwork of batteries can be avoided and lifetime may be extended

    文摘:用蓄池做后備源的系統(或設備) ,常因過放導致池提前報廢而造成設備故障.根據壓隨容量變化的規律,利用壓比較器和壓基準源設製作了池放保護,當池放量接近容量的50 %,啟動預警信號;當池放量達到容量的80 %自動切斷負載,防止池過度放,延長池壽命,保證系統(或設備)在供恢復正常后能正常運行
  11. Automatic water - measuring meter is the combinative production of traditional method and present cmos integration circuit technology. it consists of water - level sensor and mainframe circuit. on the basis of analyzing its application, this paper gives the design of mainframe circuit, including time circuit, time - sequence circuit, input - interface circuit, switch circuit and power circuit

    本文在分析cmos集成應用的基礎上,給出了自動量水儀表主機的設,包括定、輸入介面、開關的設;其次,對水位傳感器進行了研究,分析了水位傳感器的工作原理、測量使用條件、動態特性、靜態特性以及水位傳感器的率定、標定方法。
  12. Meb are non - inductively wound with metallized polyester dielectric / eletrode and copper - clad steel leads encapsulated in a plastic case sealed with epoxy resin. they are suitable for filtering, by - pass, coupling decoupling and timing circuits with applications in telecommunications, data processing, industrial instruments and automatic control system equipments

    Meb為非感應式,用鍍金屬聚酯介質/極繞制而成,導線採用鍍錫銅包線,用環氧樹脂密封在一塑料套內,本品適合於耦合、濾波、和計時電路中,廣泛御用於遠程通訊、數據處理、工業儀表和自動控制系統的設備中。
  13. Mef are non - indluctively wound with metallized polyester film as the dielectric / electrode with copper - clad steel leads and epoxy resin coating they are suitable for blocking, copling decoupling filtering, by - pass and timing circuits, they find application in telecommunication, date processing, industrial instruments. and automatic control system epuipments

    Mef為非感應式,用鍍金屬聚酯薄膜作為介質/極,導線採用鍍錫銅包線和環氧樹脂包封.本品適合於耦合、濾波、整流和計時電路中,在遠程通訊、數據處理、工業儀表和自動控制系統的設備中得到了運用。
  14. The serializer and deserializer moduls in the ftlvds chip are designed by the way of standard cell design approach. the paper emphatically discusses the tradeoff and the implementation of several clock synchronization modes and circuit structures, and makes a lot of verilog simulation and verification on the circuits designed

    串並模塊串列化器和解串列器採用標準單元的方法設,論文討論了對幾種鐘同步模式以及串並轉換結構的權衡和實現,並對所設結構進行了verilog模擬驗證。
  15. Large signal model of gaas mesfet is built and, in the light of advanced pspice circuit simulation programme, the circuit transient and dc operation analyse and speed performances are calculated. and also, the inserted loss and isolation are optimized by microwave circuit software touchstn of eesof company

    ,建立了gaasmesfet器件大信號模型,用先進的pspice模擬程序對所設進行瞬態分析和直流工作點分析,的速度性能;用eesof公司的touchstn微波軟體,進行開關的插入損耗和隔離度的優化設
  16. Abstract : a noise model for the analog correlator used in the ultra wideband receivers is proposed due to lack of simulation capability on noise performance of the correlator in current eda tools. the analog correlator circuit is divided into several parts to calculate the equivalent noise sources respectively. the ideal impulse generators, instead of the noise sources, are then applied to obtain the time varying transfer functions. fourier transforms are carried out to explore the relationship between the noise input and output in frequency domain for each part. then the symmetrical noise sources are grouped together and the periodicity of the circuit is utilized to further simplify the model. this model can be used to evaluate noise performance of the correlator

    文摘:給出了分析模擬相關器的噪聲模型.將相關器分成不同的幾個子模塊后,對各模塊分別算等效噪聲源.然後用理想脈沖源代替噪聲源變傳輸函數,接著用傅里葉變換算輸入輸出的頻域關系.利用的對稱結構合併對稱的子模塊可以進一步簡化模型.該模型可以用來估相關器的噪聲性能
  17. To solve this problem, quick range measurement technology was researched based on the method of propagation delay and working principle of cpld. a time measurement circuit with an accuracy of ? 0. 2m was designed and accomplished. it could finish the whole measurement process in 80ns after the bounced pulse was received

    針對該問題,基於傳遞延插入法和cpld的工作原理,對快速測距技術進行了研究,研製了一種能實現收到回波脈沖后80ns內完成測距,測距精度0 . 2m的計時電路,並將該集成於一片可編程邏輯器件中,減小了面積和功耗,增強了抗干擾能力。
  18. In the design of neutron monitor device, a part of circuit is programmed into a chip, which improves the performance of neutron monitor device and reduces the area of pcb greatly

    在中子監測儀的設中,由於部分集成到同一個晶元內,使得中子監測儀工作性能大大提高,同板的面積也大大減小。
  19. Combined wavelet transform with neural network for oscillographic chronopotentiometric determination

    小波變換與神經網結合用於示波位測定
  20. And methods of modification are proposed, which are mainly presented on clamping circuit and method of compensating for the errors of count results. thus the performance of system can get further improvement

    在測試過程中,發現了現有實現技術的某些不足,並有針對性的提出了改進,主要體現在計時電路中的鉗位和脈寬補償思想,有利於進一步改善系統性能。
分享友人