輸出電壓差 的英文怎麼說

中文拼音 [shūchūdiànyāchā]
輸出電壓差 英文
dropout voltage
  • 輸 : Ⅰ動詞1 （運輸; 運送） transport; convey 2 [書面語] （捐獻） contribute money; donate 3 （失敗） l...
  • 電 : Ⅰ名詞1 （有電荷存在和電荷變化的現象） electricity 2 （電報） telegram; cable Ⅱ動詞1 （觸電） give...
  • 壓 : 壓構詞成分。
  • 差 : 差Ⅰ名詞1 （不相同; 不相合） difference; dissimilarity 2 （差錯） mistake 3 [數學] （差數） differ...
  • 輸出 : 1 （從內部送到外部） export 2 [電學] output; outcome; outlet; out fan; fanout; 輸出變壓器 output ...
  • 電壓 : voltage; electric tension; electric voltage
  1. By comparing and analyzing the advantages and disadvantages of three kinds of voltage reference circuits, type of current density ratio compensation 、 weak inversion type and type of poly gate work function, a cascode structure of type of current density ratio compensation is chosen to form the core of voltage reference circuit designed in this paper. applying the negative feedback technology, an output buffer and multiply by - 2 - circuits are designed, which improve the current driving capability

    然後通過比較和分析電流密度比補償型、弱反型工作型和多晶硅柵功函數差型三種帶隙電壓基準源電路結構的優缺點，確定了電流密度比補償型共源共柵結構作為本設計核心電路結構，運用負反饋技術設計了基準輸出緩沖電路、輸出電壓倍乘電路，改善了核心電路的帶負載能力和電流驅動能力。
  2. Influence of dc - rail zero - voltage notch on the output of the inverter is investigated, and an important conclusion is obtained that the direction of output current of the inverter is not effected by the voltage deviation produced by dc - rail zero - voltage notch, on the basis of which, a new simple correction approach is put forward. experiment results show that the proposed correction method is effective

    探索了直流母線零電壓凹槽對逆變器輸出特性的影響，得出了母線零電壓凹槽形成的輸出電壓偏差與逆變器輸出電流方向無關這一重要結論，在此基礎上，提出了一種簡便的校正新方法，通過試驗驗證了該校正方法的有效性。
  3. Based on the output - voltage error function, a novel time discrete modulation technique is proposed for matrix converters ( mcs ) and time - discrete difference equations of a mc circuit are derived

    摘要針對矩陣變換器調制方式的特點，提出了基於輸出電壓誤差函數分析的矩陣變換器離散調制技術，推導了基於時間離散和差分原理的電路方程。
  4. The synchronous rectifying and low power sampling technology is used to reduce the power consumption, flexible external loop compensation, error amplifier output clamp are adopted for better system large signal response. the piecewise slope compensation technology is employed to minimize the consequence of over compensation. the sensor resistor is externally connected, which realize output voltage programmable. the overheat protection and under voltage protection modules are integrated in the die to allow the reliable operation of the system

    同時，電路設計採用同步整流技術、低功耗電流采樣技術降低功耗，提高轉換效率;採用靈活的外部環路補償技術、誤差放大器輸出嵌位技術以實現良好大信號特性;採用分段斜坡補償技術，消除不穩定因素，並最大程度地減小過補償帶來的問題;採用外接輸出采樣電阻的方式，實現輸出電壓的可編程。
  5. To reduce the inductor and the phase displacement between the input current and the input voltage simultaneously, multi - level ( ml ) converters are adopted as the pfc topologies in this thesis

    為了同時減小電感和輸入電流與輸入電壓間的相位差，本文提出採用多電平變換器作為pfc變換器的拓撲。
  6. The thesis has done the widespread investigation and study to the domestic and foreign ’ s technologies of analogy low voltage and low power, and analyzes the principles of work, merts and shortcomings of these technologies, based on the absorption of these technologies, it designs a 1. 5v low power rail - to - rail cmos operational amplifier. when designing input stage, in order to enable the input common mode voltage range to achieve rail - to - rail, it does not use the traditional differential input pair, but use the nmos tube and the pmos tube parallel supplementary differential input pair to the structure, and uses the proportional current mirror technology to realize the constant transconductance of input stage. in the middle gain stage design, the current mirror load does not use the traditional standard cascode structure, but uses the low voltage, wide - swing casecode structure which is suitable to work in low voltage. when designing output stage, in order to enhance the efficiency, it uses the push - pull common source stage amplifier as the output stage, the output voltage swing basically reached rail - to - rail. the thesis changes the design of the traditional normal source based on the operational amplifier, uses the differential amplifier with current mirror load to design a normal current source. the normal current source provides the stable bias current and the bias voltage to the operational amplifier, so the stability of operational amplifier is guaranteed. the thesis uses the miller compensate technology with a adjusting zero resistance to compensate the operational amplifier

    本論文對國內外的模擬低電壓低功耗技術做了廣泛的調查研究，分析了這些技術的工作原理和優缺點，在吸收這些技術成果基礎上設計了一個1 . 5v低功耗軌至軌cmos運算放大器。在設計輸入級時，為了使輸入共模電壓范圍達到軌至軌，不是採用傳統的差動輸入結構，而是採用了nmos管和pmos管並聯的互補差動輸入對結構，並採用成比例的電流鏡技術實現了輸入級跨導的恆定;在中間增益級設計中，電流鏡負載並不是採用傳統的標準共源共柵結構，而是採用了適合在低壓工作的低壓寬擺幅共源共柵結構;在輸出級設計時，為了提高效率，採用了推挽共源級放大器作為輸出級，輸出電壓擺幅基本上達到了軌至軌;本論文改變傳統基準源基於運放的設計，採用了帶電流鏡負載的差分放大器設計了一個基準電流源，給運放提供穩定的偏置電流和偏置電壓，保證了運放的穩定性;並採用了帶調零電阻的密勒補償技術對運放進行頻率補償。
  7. Semiconductor integrated circuits. detail specification for types jw4805, jw4810 and jw4812 three terminal low drop fixed output positive voltage regulators

    半導體集成電路. jw4805 jw4810 jw4812型三端低壓差固定正輸出電壓調整器詳細規范
  8. The simulation results in this thesis indicate that, its settling - time to full swing is 15ns with 3v supply, the total static power dissipation is less than 50mw, the differential nonlinearity error is 0. 58lsb, the integral nonlinearity error is 0. 54 lsb, spurious free dynamic range is more than 60db, and the output current can be adjusted

    本課題設計的數模轉換器性能指標為:工作電壓3v ，建立時間15ns ，微分非線性誤差0 . 58lsb ，積分非線性誤差0 . 54lsb ， sfdr高於60db ，總功耗不到50mw ，輸出電流可調。設計成果可應用於數據處理和控制系統電路中，具有一定的先進性和實用價值。
  9. In high output voltage applications, the output inductance of the buck fb converter will be sustain high voltage, resulting in complicated manufacture method. in multi - output applications, the buck fb converter has poor cross regulation

    Buck型全橋變換器在高輸出電壓應用場合，其輸出濾波電感需要承受較高的電壓，使得製造工藝復雜;在多路輸出時，交錯調節能力差。
  10. By the means of theory, simulation and experiment, the second part of this paper is then analyzed which is on the equivalent output resistance and inductance of the selected inverter and the effect to the output voltage ' s amplitude and phase caused by the different values of the inverter ' s component. it is concluded that by selecting certain precision level components, the difference of the output voltage amplitude is much greater than that of the output voltage phase

    其次通過理論、模擬和實驗分析了本文所採用的電壓電流雙閉環瞬時控制方式逆變器的等效輸出阻抗和兩臺逆變器器件差異對輸出電壓的幅值差和相位差的影響，從而得出選用一定精度的器件，兩臺逆變器輸出電壓的幅值差比相位差大得多的結論。
  11. The common - mode feed back ( cmfb ) circuit is realized by mos differential pairs which operated in saturation region so as to improve the loop gain of the cmfb

    共模反饋電路採用工作在飽和區的mos差分對來實現，提高了共模反饋迴路增益，加強對共模輸出電壓的控制。
  12. At last, the experiment result proved the effectiveness of the spectrum rebuilding technology. the experiment result show that the wavelength detection accuracy is improved by an order of magnitude using the spectrum rebuilding technology compared with that obtained from direct peak search. some other schemes to enhance the accuracy are illustrated

    最後列舉了其它幾種提高測量精度的方案，包括關鍵器件可調諧濾波器的位置變化提高信噪比，調整探測器pinfet的輸出電壓的零點以提高a / d採集卡的利用率，以及採用系統參考消除系統誤差造成的波長漂移。
  13. The most important parameters for data acquisition systems design are initial error, output voltage temperature coefficient ( tc ), thermal hysteresis, noise, and long - term stability of the voltage reference device

    對數據採集系統設計最重要的參數是器件的初始誤差、輸出電壓溫度系數、熱遲滯系數、輸出電壓噪聲、長期穩定度。
  14. But often what is not obvious when reading a manufacturer ' s data sheet is how the initial accuracy of the device is affected by other key device parameters such as line regulation, load regulation, initial voltage error, output voltage temperature coefficient ( tc ), output voltage noise, turn - on settling time, thermal hyste - resis, quiescent supply current, and long - term stability

    但，人們閱讀廠家的數據手冊時，因受諸如（電源電壓）線性調整率、負載調整率、初始電壓誤差、輸出電壓溫度系數tc 、熱遲滯（系數） 、靜態電流和長期穩定度等參數的影響而使初始精度往往不明顯。
  15. Can work smoothly, stably and unaffectedly while in unstable operation environment or in operation environment with abnormal output voltage

    對一般穩定性較差，或是輸出電壓較不正常的工作環境，一樣可以平順且穩定地運作，絲毫不受影響。
  16. Thus, smartlock netpro can work smoothly, stably and unaffectedly while in an unstable operation environment or in an operation environment with abnormal output voltage

    所以smartlock netpro對一般穩定性較差，或是輸出電壓較不正常的工作環境，一樣可以平順且穩定地運作，絲毫不受影響。
  17. How the parallel inverters share the output power is analyzed and a completely different conclusion is got that the output active power ' s difference and passive power ' s difference of two parallel inverters are relative to both the output voltage amplitude ' s difference and output voltage phase ' s difference of the two parallel inverters

    接著對並聯逆變器的功率均分進行了建模分析、模擬分析和實驗驗證，得出一個同以往不同的結論：兩臺逆變器輸出的有功功率差和無功功率差與輸出電壓的相位差和幅值差都有關系。
  18. The choices of parameters of transformer, secondary output voltage, maximum output current, capability, voltage regulating progression and step voltage are the crucial factors, which determines the degree of lw graphitization process

    內串石墨化工藝的關鍵設備是變壓器，變壓器的參數：二次輸出電壓、最大輸出電流、容量、調壓級數、級差電壓選擇的合理與否，決定了內串石墨化工藝水平的高與低。
  19. In this control scheme, the voltage error is processed by pi algorithms first, and then the current of the capacitor which equal to the differential of the voltage is imported to compose a two - loop control

    該方案先對輸出電壓誤差進行pi調節，在此基礎上引入相當于輸出電壓微分的電容電流反饋信號構成雙環控制，使逆變器輸出電壓具有良好的靜態特性和動態特性。
  20. For the 32 phase states, within the frequency band of 60mhz 10mhz, the insertion loss of the phase shifter is lower than 2. 3db, the imbalance of scope is lower than 0. 3db, the phase error is better than 3. 3 degree, the input / output vswr is lower than 1. 7. physical dimension is 40mmx30mmx20mm

    實測結果表明:中頻寬帶五位數字移相器在60mhz 10mhz頻率范圍內， 32個相位狀態的插入損耗都低於2 . 3db ，幅度不平衡小於0 . 3db ，相位誤差小於3 . 3度，輸入和輸出電壓駐波比都小於1 . 7 。
分享友人
分享到 Line

分享到臉書