鎖存輸入 的英文怎麼說

中文拼音 [suǒcúnshū]
鎖存輸入 英文
latched input
  • : Ⅰ名詞1 (安在開合處使人不能隨便打開的器具) lock 2 (姓氏) a surname Ⅱ動詞1 (上鎖) lock up 2 ...
  • : 動詞1 (存在; 生存) exist; live; survive 2 (儲存; 保存) store; keep 3 (蓄積; 聚集) accumulat...
  • : Ⅰ動詞1 (運輸; 運送) transport; convey 2 [書面語] (捐獻) contribute money; donate 3 (失敗) l...
  • : Ⅰ動詞1 (進來或進去) enter 2 (參加) join; be admitted into; become a member of 3 (合乎) conf...
  • 輸入 : 1 (從外部送到內部) import 2 [電學] input; entry; entering; in fan; fan in; 輸入變壓器 input tra...
  1. Secondly, compared with some other kinds of comparator structure and based on the preamplifier - latch fast - compare theory, a novel topology of cmos preamplifier latch comparator circuit is presented. considering trade - off between kickback noise and power dissipation, reference resistance value is optimized. according to the encode demands of different stage resolution, clock - control encode circuit is designed

    其後,在具體的子adc設計中,對比各比較器類型的優缺點,並基於預放大快速比較理論,提出一種新型高速低功耗預放大比較器電路拓撲;根據adc系統所允許的參考電壓最大波動限制,在回饋噪聲對參考電平的影響和功耗之間折衷,確定優化的參考電阻串阻值;根據不同級精度的編碼要求,設計出時鐘控制編碼電路。
  2. Further investigated and analyzed composition structure and flow data that dsa ' s formation of image is systematic at first in this paper, carried on intact summing up to the data in the system, having given out the plan of design of high speed and large capacity data channel of digital formation of image system of x - ray ; deeper discussion of control way on sdram, give solution that many pieces of sdram works togetherses of realizing heavy capacity, designing of heavy capacity deposit board realize storing at a high speed to vision data by frame on the basis of this ; through further investigations of interface of pci bus, optimize back end state machine design and urge procedure making with lower, giving intact pci interface scheme that realize high speed dma data transmission and satisfy request of video transmitting ; further investigate the figure systematic design method of programmable logic devices, due to the difficult point of drifting about of enabled signal in fifo in common use and setting up and keeping of output signal, method has been proposed of improving stability of system making use of signal utilizing the phase locking ring in fpga to offer a lot of clocks to move thus realize coordinating the data between every module of system to transmit at a high speed by making use of fifo

    本文首先對數字減影血管造影( dsa )成像系統的組成結構和數據流向進行了深研究和分析,並對系統中的數據流向進行了完整的歸納和總結,給出了x線數字成像系統中的高速大容量數據通道的設計方案;在對sdram的控制方式做了深探討后,給出了實現大容量多條sdram共同工作的解決方案,在此基礎上設計了大容量幀板實現對圖象數據進行高速儲;通過對pci總線介面的深研究,優化後端狀態機設計和低層驅動程序開發,給出了完整的pci介面方案實現高速dma數據傳,完全可以滿足視頻傳要求;深研究了基於大規模可編程器件的數字系統設計方法,針對通用fifo使能信號漂移、出數據難于建立和保持等設計難點,提出了利用fpga中的相環提供多個時鐘相移的信號來提高系統穩定性的解決方案,從而實現利用fifo來協調系統各模塊之間的數據高速傳
  3. The analog input signal is latched on the rising edge of clk

    模擬信號在clk的上升沿被
  4. Port c is also used in mode 1 operation - not for data, but for control or handshaking signals that help operate either or both port a and port b as strobed input ports

    我覺得翻成「模式1選通」比較好一點,而010698 , 010700翻成了「模式一觸動式」 , 010750 「模式1鎖存輸入」 , 010820翻成了「模式1濾波」 。
  5. This section addresses the timing relationships between transitions of one or more input signals that are necessary to ensure device functionality and applies only to sequential - logic devices ( e. g., flip - flops, latches, and registers )

    本節為一個或更多信號之間的時序關系提供尋址,這些信號是使器件發揮作用的必須信號,並且只應用於順序邏輯器件(比如觸發器、器和寄器) 。
分享友人