decoding line 中文意思是什麼
decoding line
解釋
譯碼線-
The line feed characters should be placed back in the ciphertext string before decoding and decrypting the data to avoid errors
在解碼和解密數據之前，應該將換行字元放回密文中，以避免出現錯誤。 -
The data process is : manchester decoding, rate changing, hdlc link coding, hdb3 coding, then through the e1 line trasmission. the received data through the negtive process is changed into ethernet data and enters the 10base - t interface
其數據流程為以太網數據經過曼徹斯特解碼，碼率變換， hdlc鏈路編碼， hdb3線路碼編碼，進入e1線路傳輸；由e1線路接收的數據經過反過程變為以太網數據進入10base - t介面。 -
The line code is very efficient for bit synchronization in the communication systems and it is useful to choose the appropriate line code. the dissertation introduces the advantages of the manchester code, then studies the way to realize the encoding and decoding of the manchester code, and introduces the process of the joint - debugging on the whole system. the contents of this dissertation are as follows : 1
本文首先討論了線路編碼與實現通信中位同步的關系，以此為出發點，討論了曼徹斯特碼作為一種線路碼于其他碼型的相對優勢，而後研究了編解碼器實現方案中的幾種待選方案，並對幾種方案做了對比論述后，設計了合適的方案，接著詳細研究了曼徹斯特碼編解碼器的硬體實現並進行了模擬。 -
System scheme of speech coding plus spread spectrum communication was presented based on a full analysis of noise characteristic, attenuation characteristic and impedance characteristic of low - voltage power line. spread spectrum carrier ( abbreviated as ssc ) technology is adopted to overcome problems existing in signal transmission over power line. high quality, low rate mbe compression algorithm was used to complete speech encoding and decoding
在對低壓電力線路的噪聲特性、衰減特性和阻抗特性三個方面充分分析的基礎上，本文提出一種語音編碼+擴頻傳輸的系統總體方案，採用擴頻載波（ spreadspectrumcarrier ，縮寫為ssc ）技術克服電力線傳輸信號存在的問題，採用語音合成質量高並具有較低碼率的mbe壓縮演算法完成語音信號的編解碼。 -
Encoding and decoding operations map a unicode character to or from a stream of bytes that can be transferred to a physical medium such as a disk or a communication line
編碼和解碼操作將unicode字元與可傳輸到物理介質（如磁盤或通信線路）的位元組流進行相互映射。如果映射操作無法完成，則可以使用 -
Not only has accfast technology developed taiwan s first system - on - a - chip mp3 coding decoding controller, in the second half of 2002 the company will be launching an asymmetric digital subscriber line adsl chipset which will break the monopoly which foreign companies currently hold on adsl chipset products
許副總在美國英代爾dec等公司的cpu設計部門工作18年以上，以其在dsp與cpu方面的設計專才回國發展，在其擁有的設計基礎上，充分應用該技術設計產品。 -
Sub - array and subsection decoding reduce the load capacitance of bit line and word line and enhance the speed of sram simultaneously
存儲陣列分塊技術以及分段譯碼技術降低了sram位線和字線的負載電容，從而提高了sram的速度。 -
Then, memory cell array and some parts of peripheral circuits used in sram, for example, sense amplifyier and adderss decoder, are designed and verifyied by simulation. furthermore, some novel methods, such as clocked hierarchical word decoding structure, multi - stage sense amplifyier, common data line and data bus equlibruim technology has been applied in the design of 128kbit and imbit sram. what ' s more, we have studied compiler technology applied in the designing course of a imbit full cmos sram from the pointview of methology
然後對sram的存儲單元電路以及外圍電路中的靈敏放大器和地址譯碼器進行了設計和模擬，在此基礎上，以128kb和1mb全cmossram設計為例，從方法學角度對同步sram設計中的帶時鐘分等級字線譯碼，多級靈敏放大和位線及總線平衡等技術進行了研究，並給出了相應的compiler演算法。
分享友人