指令數據分離 的英文怎麼說
中文拼音 [zhǐlìngshǔjùfēnlí]
指令數據分離
英文
id split- 指 : 指構詞成分。
- 數 : 數副詞(屢次) frequently; repeatedly
- 據 : 據Ⅰ動詞1 (占據) occupy; seize 2 (憑借; 依靠) rely on; depend on Ⅱ介詞(按照; 依據) according...
- 分 : 分Ⅰ名詞1. (成分) component 2. (職責和權利的限度) what is within one's duty or rights Ⅱ同 「份」Ⅲ動詞[書面語] (料想) judge
- 離 : Ⅰ動詞1 (離開) leave; part from; be away from; separate 2 (背離) go against 3 (缺少) dispens...
- 指令 : 1 (指示; 命令) instruct; order; direct2 (上級機關對下級機關的指示) instructions; order; direc...
- 數據 : data; record; information
-
Besides tt & c transponder, the power support for pico - satellite also covers cmos camera, data processing unit and energy subsystem, by connecting and charactization which, full course from modulation and demodulation of instruction data to feedback of image data, wireless long - range transmission and the feedback of sidetone signal could be achieved
4 、整個衛星的電系統除了通信一體機外,還包括cmos相機和數據處理單元以及能源分系統。具備了這幾部分,對系統聯試,實現了從指令信號的調制解調和圖像信號的返回的全過程,並且可通過遠距離的無線傳輸。The risc mcu core is based on harvard architecture with 14 - bit instruction length and 8 - bit data length and two - level instruction pipeline the performance of the risc mcu has been improved by replacing micro - program with direct logic block
設計的riscmcu採用14位字長指令總線和8位字長數據總線分離的harvard結構和二級指令流水設計,並使用硬布線邏輯代替微程序控制,加快了微控制器的速度,提高了指令執行效率。It is designed for embedded applications with the following features : separate instruction and data caches ( harvard architecture ), 5 - stage pipeline, hardware multiplier and divider, interrupt controller, 16 - bit i / o port and a flexible memory controller. new modules can easily be added using the on - chip amba ahb / apb buses. it has flexible peripheral interfaces, so can be used as an independent processor in the board - level application or as a core in the asic design
它遵照ieee - 1745 ( sparcv8 )的結構,針對嵌入式應用具有以下特點:採用分離的指令和數據cache (哈佛結構) ,五級流水,硬體乘法器和除法器,中斷控制器, 16位的i / o埠和靈活的內存控制器,具有較強的異常處理功能,新模塊可以輕松的通過片上的ambaahb / apb總線添加。After analyzing and comparing different partition rules, md32 pipeline architecture is finally defined, which meets the required instruction function, frequency and timing spec of md32. a complete set of creative design method for risc / dsp md32 micro - architecture is presented, such as parallel design, internal pipeline, central control, etc. thanks to the adoption of these design methodology, control path and data path are separated, circuit delay is reduced, and complex instruction operations are balanced among multiple pipeline stages
它們將若干復雜指令操作均勻分配在幾個流水節拍內完成,實現了任意窗口尋址等復雜指令操作,將整個處理器的數據通路與控制通路分離,減小了電路時延,從而滿足了risc dsp不同指令功能和系統時鐘頻率的要求,構成了統一的、緊密聯系的、協調的md32系統結構。Adaptive stack cache with fast address generation policy decouples stack references from other data references, improves instruction - level parallelism, reduces data cache pollution, and decreases data cache miss ratio. stack access latency can be reduced by using fast address generation scheme proposed here
該方案將棧訪問從數據高速緩存的訪問中分離出來,充分利用棧空間數據訪問的特點,提高指令級并行度,減少數據高速緩存污染,降低數據高速緩存失效率,並採用快速地址計算策略,減少棧訪問的命中時間。Dsp owns rapid instruction periods, address buses separated from data buses, which can excellently adapt to the rapid digital signal process
Dsp擁有快速的指令周期以及地址、數據總線分離等適合快速數字信號處理的優點。分享友人