時鐘邏輯 的英文怎麼說
中文拼音 [shízhōngluó]
時鐘邏輯
英文
clocked logic- 時 : shí]Ⅰ名1 (比較長的一段時間)time; times; days:當時at that time; in those days; 古時 ancient tim...
- 鐘 : Ⅰ名詞1 (用銅或鐵製成的響器) bell 2 (計時器) clock 3 (指鐘點、時間) time 4 (沒有把兒的杯子...
- 邏 : Ⅰ動1. (巡察) patrol 2. [書面語] (遮攔) blockⅡ名詞1. (巡察) patrol 2. [書面語] (山溪的邊緣) edge
- 輯 : Ⅰ動詞(編輯; 輯錄) collect; compile; edit Ⅱ名詞(整套書籍、資料的各個部分) part; volume; division
- 時鐘 : [電學] [半] clock時鐘計數器 [自動化] clock counter
- 邏輯 : logic
-
The subject has mainly finished designing and debugging software and hardware of a / d decode module, fpga video processing module, video data frame deposit module, base clock produce module, d / a encode module, i2c bus control module, etc. a / d decode module gathers analog tv signals and realize video decode ; fpga video processing module deals with the data after decoding and produces systematic logic control signal ; video data frame deposit module offers the buffering area to a large n umber of high - speed video data ; base clock produce module through input basic video signal offers system accurate relevant synchronous signal ; under control of video processing module d / a decode module convert digital video data into compound tv signal which can be shown in tv directly ; i2c bus control module is used to initialize the chip of system by simulating i * c bus timing
本課題主要完成了a d解碼模塊、 fpga視頻處理模塊、視頻數據幀存模塊、基準時鐘產生模塊、 d a編碼模塊、 i ~ 2c總線控制模塊等部分軟、硬體設計及調試。其中a d解碼模塊採集模擬電視信號實現視頻解碼; fpga視頻處理模塊對解碼后的數據進行去噪處理的同時還負責系統的邏輯控制;視頻數據幀存模塊為大量高速的視頻數據提供緩沖區;基準時鐘產生模塊通過輸入基準視頻信號為系統提供精確的相關同步信號; d a編碼模塊在視頻處理模塊的控制下把數字視頻數據轉換成復合電視信號供顯示用: i ~ 2c總線控制模塊模擬i ~ 2c總線時序實現對系統中編、解碼晶元的初始化。In addition, a novel heuristic approach which we called “ improved simulated annealing algorithm ” is proposed for bounding maximum and minimum leakage power. 2. a design method for low power clock network is proposed
通過對高性能通用處理器中時序邏輯特點的詳細分析,提出採用帶門控使能的多比特觸發器設計方法來降低時鐘功耗。Gps is a planet wireless conductance system which is global and all - weather, gps can offer high precision time orientation information to infinite user, clock precision reachs 10 ? 6 magnitude 。 not only changes traditional time method of quartz crystal clock, but also replaces wireless shortwave and even more lowfrequency signal and tv signal whose overlay range is limited and low precision, offers advantage to geology field task, achieve automatization and high precision of seismic flow observation
利用gps授時信號全方位、全天候、連續性、實時性和高精度的特點,以gps信號為基準來校準本地時鐘(晶體振蕩時鐘或原子鐘) ,將gps接收機輸出信號的長期穩定度和恆溫晶振的短期穩定度相結合,應用大規模可編程邏輯器件,設計和實現了由pc104控制的實時在線授時系統。Conditional sensitization of paths is presented from the sensitization theorem of sequential circuits and a novel exact clocking method based on single - period sensitization is proposed. compared with tranditional methods, it is not too optimistic or pessimistic, fit for the exact timing of high - speed circuit design
在時序邏輯電路精確定時方面,從時序電路的敏化定理出發,使用本文給出的條件可敏化概念,通過對通路敏化性質的判斷建立了一種新的單周期敏化的時序電路最小時鐘周期精確確定方法。This logic is designed containing input signal delay, event type classification, event pre - scaling and timing logic and works in pipeline mode under control of 20mhz clock which ensures no dead time contribution
主觸發邏輯在20m時鐘下以流水線的方式工作,保證沒有死時間的產生。第二個例子是任意數字信號發生器的設計。If all errors belong to single or multiple temporary 0 1 - error or stuck - at - error produced by one module, then these errors can be corrected effectively. the results obtained from the simulation validate the correctness of the cl - acl structure. analytic results show that the delay of the cl - acl structure is dramatically less than that of a dmr structure using alternating - complementary logic mode
這些粒子所引起的干擾不僅將改變存儲單元的邏輯值,而且將導致邏輯電路產生瞬時輸出脈沖,如果這些脈沖在某個關鍵的時間段里產生,比如在時鐘或數據的變化過程中,那麼它們將間接地使其它電路的狀態產生變化。The principle of the method is to introduce a clock isolation circuit which tracks clock transitions just like a clock signal, yet isolates the clock from the “ clock - used - as - data ” logic
主要的方式是導入時鐘隔離電路追蹤時鐘轉換如時鐘訊號,然後"時鐘做為資料"邏輯做為隔離時鐘技術。This design is the first solid - state memory system for satellite, which can confront with multi - clock sources and multi - data sources compatibly. it is the fist design that integrates all functions of data processing and control into a single programed logic device. this design can be an ip core that can bring large advantage when system upgrade in the future
本星載固存系統是我國星載固存系統中第一個採用多數據源,多時鐘源進行兼容設計的單一固存系統;第一個採用ip化、參數化設計思想,採用單一邏輯編程器件做為固存系統唯一控制部件,為以後系統升級帶來了很大好處;第一個採用功耗均衡思想來降低系統功耗。That is, during clock Ф2 with the aid of clock Ф1, the logical information of the input is stored into the memory element.
這就是說,在時鐘2期間,在時鐘1的作用下,使輸入的邏輯信息存入存貯元件中。For examp1e, the sort arithmetic so1ves 1eve1 partition of combination 1ogic ; the computing input waveform of sensitized path makes the possib1e of conf1rm the minimum c1ock circ1e ; the cyc1e - - based method for synchronous op tajg1fyjct7 : @ + $ { 4it x sequentia1 circuits improve the speed of waveform simu1at ion
其中,編排級數法確定了組合邏輯的層次關系;通路敏化輸入波形方法決定了最小時鐘周期;基於周期的同步時序電路的模擬演算法加快了模擬的速度等。The detailed functional modules consist of pci protocol conversion module 、 driver and magnifying module 、 control logic 、 clock circuit and configuration circuit
具體的功能模塊包括pci協議轉換模塊、驅動放大模塊、控制邏輯、時鐘電路fifo電路和配置電路。With enlarging of circuits scale and speeding of clock frequency constantly, logic simulation is improving requirement constantly in tine consuming and accuracy
隨著電路規模的不斷擴大和時鐘頻率的不斷加快,邏輯模擬對耗時和準確性的要求也不斷提高。According to the redundancy in digital circuits, we investigate the diversified redundancy - restraining techniques for lower - power cmos circuits. to erase the redundant transition of the clock, the logic design of double - edge - triggered flip - flop is presented and applied in sequential circuit design
為消除時鐘信號的兀余跳變,提出了利用時鐘兩個方向跳變的雙邊沿觸發器邏輯發計並應用於時序電路設計中。At the logic synthesis stage, we make some research on the principles of logic synthesis at first, then by utilizing tsmc0. 25um process, choosing the worst case that the workable temperature can be high to 125 degrees centigrade and the supply voltage is as low as 2. 25v, and introducing the wireload library for effectively simulating delay and power consumption of wire connection, and taking the same clocks as in simulation, the critical path is 15. 3ns and the chip area is 0. 395mm2
在進行邏輯綜合時首先對邏輯綜合的原理作了一定的了解,然後利用tsmc的0 . 25 m的工藝庫,工作電壓為2 . 25v ,工作溫度最高可達到125攝氏度的最壞情況下,進行邏輯綜合時引入了wireload庫以便有效的模擬連線所引起的延遲及功耗,採用與模擬時相同的時鐘,關鍵路徑為15 . 3ns ,晶元面積為0 . 395mm ~ 2 。It integrated the advantages of physical clock and logical clock so that it can not only represent the time duration but also preserve the partial order of events. a postmortem clock adjustment algorithm has been designed
結合物理時鐘和邏輯時鐘的優點,設計了一個事後分析的時鐘調整演算法,證明了其正確性和收斂性。An idea is brought forth to design the total structure of the usb interface ip, the main control logic, the mcu interface ( the function is the same as the pdiusbd12 chip of the philips semiconductor ) and a dpll which is used to synchronize data and separate the clock. this paper also introduces packet recognition, transaction sequencing, sop, eop, reset, resume signal detection / generation, nrzi data encoding / decoding and bit - stuffing, crc generation and checking ( token and data ), packet id ( pid ) generation and checking / decoding,
提出設計了usb介面電路的整體構架,設計了usb的主要控制邏輯和與mcu的互連的介面(此介面與飛利普的usb介面晶元pdiusbd12兼容) ,也設計了一個數字鎖相環( dpll )來同步數據和分離時鐘,並對同步模式的識別、并行/串列轉換、位填充/解除填充、 crc校驗/產生、 pid校驗/產生、地址識別和握手評估/產生做了具體的分析。The thesis includes the design of hard circuit, pcb ( printed circuit board ), driver and application soft involving a / d board and d / a board. the detailed functional modules consist of multiplex signals select module 、 analog digital conversion module 、 digital analog conversion module 、 pci protocol conversion module 、 driver and magnifying module 、 control logic 、 clock circuit and configuration circuit. the importance of the thesis is a / d board
本課題包括硬體電路、印刷電路板( pcb ) 、驅動程序和應用軟體的設計,涉及a / d板和d / a板兩大塊部分,具體的功能模塊包括多路信號選擇模塊、模數轉換模塊、數模轉換模塊、 pci協議轉換模塊、驅動放大模塊、控制邏輯、時鐘電路和配置電路,其中重點是a / d板部分。The content of fpga is downloadable via prom, jtag or the special port on chip by xilinx software. the module can delay input signals from 0ns to 1. 8us stepping by 25ns. it ' s precision is 25ns
插件經過測試,能在0 71時鐘周期之間,以一個時鐘周期為步長實現對輸入信號的可編程延遲,延遲精度為25ns ,滿足觸發判選系統總觸發邏輯對齊來自各個探測器觸發子系統信號的要求。In order to make full behavior simulation of sigma - delta modulator, the noise models have been set, taking into account most of the sigma - delta modulator ’ s non - idealities and the final result supports the noise models. last, the main circuits of modulator have been designed, such as operational amplifier, comparator and clock generator, the design principle of noise - killed logic circuit has been presented. these circuits have been simulated
調制器的噪聲模型,考慮了影響調制器性能的一些主要非理想因素,通過模擬驗證了噪聲模型的正確性;最後,設計實現了結構中的主要電路,如運放、比較器、時鐘產生電路,闡述了噪聲抵消邏輯電路的工作原理,利用hspice和cadencespectre對各電路進行了模擬,驗證其功能。The clock and data pulsation signals from upper sensor heads can be received using pin diode, then, amplified and inverted in logical control unit for the purpose of cpu operation. hereinafter, the digital signal will be delivered into the central processing unit ( cpu ) for related calculation, and meanwhile transmitted to a d / a converter for signal recovery after filter and phase - shift circuit
通過採用pin管接收從傳感頭傳遞下來的時鐘脈沖和數據脈沖信號,並將它們放大整形傳送到邏輯控制單元,產生邏輯控制信號,再將數字信號傳送給d / a轉換器,設計了濾波器和移相器電路,還原出了原始的被采樣信號。分享友人