鎖相振蕩器 的英文怎麼說
中文拼音 [suǒxiāngzhèndàngqì]
鎖相振蕩器
英文
phase locked oscillator,plo- 鎖 : Ⅰ名詞1 (安在開合處使人不能隨便打開的器具) lock 2 (姓氏) a surname Ⅱ動詞1 (上鎖) lock up 2 ...
- 相 : 相Ⅰ名詞1 (相貌; 外貌) looks; appearance 2 (坐、立等的姿態) bearing; posture 3 [物理學] (相位...
- 振 : 動詞1. (搖動; 揮動) shake; flap; wield 2. (奮起) brace up; rise with force and spirit
- 蕩 : Ⅰ動詞1 (搖動; 擺動) swing; sway; wave 2 (無事走來走去; 閑逛) loaf; wander; roam; loiter; go a...
- 器 : 名詞1. (器具) implement; utensil; ware 2. (器官) organ 3. (度量; 才能) capacity; talent 4. (姓氏) a surname
-
The designs of the pfd, digital filter ocxo and fractional - n counter in the frequency synthesizer unit are discussed, based on the pll theory. in order to improve the precision of pll, some design methods of pfd are given, and its feasibility is validated by the fpga hardware implement
2 .在鎖相理論指導下,第三章討論了頻率合成器設計中的鑒頻鑒相器、數字濾波器、恆溫壓控振蕩器和分頻電路設計。為了進一步提高頻率合成的精度,文中給出了提高鑒頻鑒相器性能的一些設計思想,結合fpga的硬體設計驗證了其可行性。Microwave assembly detail specification for model wfz1006 phased locked dielectric resonator oscillator
微波組件. wfz1006型鎖相介質振蕩器詳細規范For digital audio encoding and decoding modules, delta - sigma modulation is introduced and audio data, preambles with accessorial data are multiplexed according to the digital audio interface standard ; for carrier wave, pll frequency synthesizer is used ; for frequency modulation, voltage control oscillator is taken ; for demodulation, pll frequency discrimination is adopted
調制方式,並按照數字音頻介面標準對音頻數據、同步字和附加信息進行通道復用;對于載波信號,採取鎖相環頻率合成技術手段;對于頻率調制,採用壓控振蕩器;對于解調電路,採取鎖相環鑒頻電路。In this paper, a ku band frequency source based on sampling phase lock loop technique is introduced. the vco of the loop is designed using dielectric resonator. the theory and design method is discussed and emphasized on
本文介紹了一個應用取樣鑒相和鎖相原理製作的微波ku波段頻率源(頻率合成器) ,其中的壓控振蕩器部分是用介質諧振器( dr )設計的。By means of controlling accurately temperature of f - p cavity used in the frequency - stabilizing system of laser, the frequency stability of laser is significantly improved. especially the long - term unidirectional frequency shift is essentially overcome
從實驗結果,我們得出將作為頻率標準的f ? p腔精密控溫與對該腔不控溫對激光器振蕩頻率進行鎖定的結果相比較,清楚看到短期穩定性有一定提高,重要是對作為穩頻標準f ? p腔精密控溫,消除了由於溫度變化引起的頻率慢漂移。Research on cmos implementation of wlan transceiver rf front - end is done in this thesis. the transceiver uses the most used super - heterodyne architecture, its rf front - end consists of low noise amplifier, down - converter, up - converter, preamplifier, lo buffer and pll frequency synthesizer
本論文研究無線局域網收發機射頻前端的cmos實現,該收發機採用超外差式的拓撲結構,其射頻前端主要由低噪聲放大器、下變頻器、上變頻器、末前級、本地振蕩信號緩沖器和鎖相環型頻率合成器等模塊組成。The work is useful to explore the theory of phase - locked superconducting array in the submillimeter band and analyze as well as design superconducting josephson junction array oscillator
該項研究工作的開展,對于探索超導陣列鎖相機理以及實現高效準確的亞毫米波段超導約瑟夫森結陣列振蕩器分析與設計,都有著十分重要的理論和實際價值。Inside the integrated circuit ic1, after suitable divisions, the two frequencies are sent to the phase comparator that generates the lock voltage of the secondary oscillator
在綜合電路ic1的內部,經過合適的劃分,兩個頻率被送往相位比較儀,這兩個頻率產生二級振蕩器的鎖電壓。Then the paper researches the operational principle and realization method of each subassembly of the digitized phase - locked loop, which includes numerical controlled oscillator, digital phase dectector, and digital filter etc., and also discusses the method of improving the performance of each subassembly
接著闡述了數字化鎖相環各個部件的工作原理及實現方法,包括數字控制振蕩器,數字鑒相器,數字濾波器等,研究了改進各部件性能的方法。First, an analysis for the design of the impulse phase lock oscillate, which includes impulse phase detector the dielectric resonant oscillate etc. secondly, presents an analysis for the design of wide band balanced low noise amplifier. the last two part simplify the theory and the electrical characteristics of the sub harmonic mixer, and the mmvco
第一部分著重介紹了脈沖鎖相源的工作原理(主要包括取樣鑒相器和介質穩頻的壓控振蕩器) ,並介紹了研製結果的性能指標;第二部分介紹了平衡式寬帶低噪聲放大器的基本理論There is a pll ( phase locked loops ) in system to get a high - stability low - noise high - frequency signal
固定頻率振蕩器通常採用鎖相環技術來獲得高穩定度、低相位噪聲的高頻輸出信號。The mathematics analysis model of superconducting josephson junction array oscillator based on the theory of the josephson junction ac effect is made up. the software used to simulate the model of junction array oscillator is made up
建立了用於超導陣列振蕩器時域模擬的專用軟體,其軟體能全面分析陣列結構的組成和各個部分的電特性對陣列振蕩器鎖相的影響。The thesis describes a prototype fractional frequency synthesizer which is supported by a project granted by the ministry of science and technology of pr china. firstly, based on the principle of pll, this paper briefly describes three basic pll components : phase detector ( pd ), low pass filter ( lpf ), voltage controlled oscillators ( vco ), analyzes the linearized pll and summaries the transfer functions of third - order pll with ideal intergrator filter respectively. based on a microwave vco, the single point frequency pll frequency ranging from 2. 2 to 2. 5ghz is developed
首先,從鎖相環的基本理論、原理出發,分析了鎖相環中的三個基本部件:鑒相器、環路濾波器和壓控振蕩器,此後,針對線性化鎖相環進行了分析,研究了在使用比例積分濾波器時,三階鎖相環的環路參數計算;在電路實現時選用了lmx2353 ,在此基礎上,完成了2 . 2 ~ 2 . 5ghz范圍內的小數頻率合成器設計。The voltage - controlled oscillator and the dual - modulus prescaler are the most crucial blocks in the pll frequency synthesizer. two kinds of voltage - controlled oscillator ( the quadrature voltage - controlled oscillator based on symmetrical spiral inductors and differential varactors, and the voltage - controlled oscillator with wide tuning range based on mos varactors ) and two kinds of prescaler ( the prescaler using phase - switching techniques, and the prescaler using dynamic circuit techniques ) are proposed. then, the complete pll frequency synthesizer is implemented, in which
壓控振蕩器和雙模預分頻器是鎖相環型頻率合成器中最關鍵的兩個模塊,本論文分別實現了兩種類型的壓控振蕩器(採用對稱螺旋型電感和差分二極體型容抗管的正交壓控振蕩器和使用mos型容抗管的大調諧范圍壓控振蕩器)和兩種類型的雙模預分頻器(使用相位開關技術的雙模預分頻器和使用動態電路技術的雙模預分頻器) 。But its performance is as same as common pll at a 5v voltage. so the pll performance is better than other plls at a 5v voltage, especially in power consumption and frequency. finally, the improved pll circuit used in the frequency synthesizer is composed of the improved vco, phase / frequency detector and charge pump. hspice simulation results show that the pll performance is better than other plls implemented by other vco in the same cmos technology
綜合以上的研究與設計,本文用所改進的壓控振蕩器、無死區鑒相器及電荷泵電路組成了用於頻率合成的鎖相環電路,並對此電路進行整體設計及模擬,結果表明其在鎖定時間、頻率范圍、輸出相位抖動及功耗方面具有較好的性能,且對提高鎖相環頻率合成器的整體性能有一定的作用。The fourth, mainly talk about the phase noise in the pll, and discuss the specific affect on out put phase noise caused by different components in frequency synthesizer, such as mixer, amplifier, multipler, divider, oscillator, phase detector etc. the last part is about how to choice the natural frequency of pll in order to get the better performance in phase noise
第二章從鎖相環的基本原理出發,介紹了鎖相環的幾個基本部件:鑒相器?環路濾波器和壓控振蕩器,對線性化鎖相環進行了詳細的分析,對數字鎖相環做了詳細的介紹,分析了鎖相環的相位噪聲模型,討論了頻綜中的混頻器分享友人