circuit level simulation 中文意思是什麼
circuit level simulation
解釋
電路級模擬- circuit : n 1 （某一范圍的）周邊一圈；巡迴，周遊；巡迴路線[區域]；迂路。2 巡迴審判（區）；巡迴律師會。3 【...
- level : n 1 水平儀，水準儀；水準測量。2 水平線，水平面；水平狀態；平面，平地。3 水平，水準；水位；標準；...
- simulation : n. 假裝；模擬；裝病，裝瘋；【生物學】擬態，擬色。
-
The three - order modulator has a 2 - 1 cascaded structure and 1 - bit quantizer at the end of each stage, the modulator is implemented with fully differential switched - capacitor circuits. and then, the discussion will begin by exploring the design of various circuit blocks in the modulator in more detail, i. e., ota, switched - capacitor integrator, quantizer, two - phase non - overlapping clock signal, etc., at the same time, these circuits will be simulated in spectre and hspice. at last, the whole cascaded modulator will do behavioral level simulation by matlab soft and simulink toolbox
本論文中，首先介紹模數轉換器的各種參數的意義，以及一階sigma - delta調制器和高階sigma - delta調制器的原理;給出解決高階單環sigma - delta調制器不穩定性的方案，引入級聯結構調制器，特別針對級聯結構調制器中的失配和開關電容積分器的非理想特性進行詳細的討論;本設計的sigma - delta調制器採用2 - 1級聯結構和一位量化器，調制器採用全差分開關電容電路實現;同時對整個調制器的各個模塊進行了電路設計，包括跨導放大器、開關電容積分器、量化器、兩相非交疊時鐘等，並利用hspice和spectre模擬工具對這些電路進行模擬測試;最後，利用matlab軟體和simulink工具對整個級聯調制器進行行為級模擬。 -
Chaotic switching modulation signals generated from different chaos sequences have been used to control smps. the effect of reducing the level of emi be compared. simulation results demonstrate : in the cpwm and cppm, chaos sequences generated from henon map is superior to the one generated from chua ' s circuit at lower multiples of switching frequency on reducing the level of emi ; in the ccfmfd, it has contrary results ; in the ccfmvd, chaos sequences generated from chua ' s circuit is superior to the one generated from henon map
模擬結果表明： cpwm和cppm模式下， henon映射混沌序列在較低次諧波處降低emi水平的效果要好於蔡氏電路混沌序列的效果。 ccfmfd模式則有相反的結果。對ccfmvd模式，蔡氏電路混沌序列比henon映射混沌序列降低emi水平的效果明顯要好。 -
Work on product definition, circuit synthesis from the transistor / resistor level up to the system level, simulation, layout supervision
任職資格： 1 .電機工程學學士或電機工程學碩士，且具備3年或3年以上模擬集成電路設計經驗。
分享友人